




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification 6 :</b> <b>H05K 3/30, C09J 5/00</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 95/09521</b> <b>(43) International Publication Date:</b> 6 April 1995 (06.04.95)
<b>(21) International Application Number:</b> PCT/KR94/00127 <b>(22) International Filing Date:</b> 22 September 1994 (22.09.94) <b>(30) Priority Data:</b> 1993/19264 22 September 1993 (22.09.93) KR <b>(71) Applicant (for all designated States except US):</b> SAMSUNG ELECTRONICS CO., LTD. [KR/KR]; 413, Maetan-dong, Paldal-gu, Suwon-city, Kyungki-do 441-370 (KR). <b>(72) Inventor; and</b> <b>(75) Inventor/Applicant (for US only):</b> KIM, Sang, Ju [KR/KR]; Samsung Electronics Co., Ltd., 413, Maetan-dong, Paldal-gu, Suwon City, Kyungki-do 441-370 (KR). <b>(74) Agent:</b> CHO, Yong, Shik; 264-298, Imun 2-dong, Tongdaemun-gu, Seoul 130-082 (KR).		<b>(81) Designated States:</b> JP, RU, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

**(54) Title:** LOCAL HARDENING METHOD OF A SEMICONDUCTOR INTEGRATED CIRCUIT



**(57) Abstract**

The local hardening method of a semiconductor integrated circuit is carried out through the steps of forming a hardening hole on a semiconductor integrated circuit at its attachment place with the PCB wafer for auto-inserting, detecting defects, reversing PCB to show an upper copper-clad side of the PCB, and coating a designated hole point of the reversed PCB with bond in a local bonding machine, so that the semiconductor integrated circuit can be mounted precisely on a designated point by coordinates in a semiconductor local mounting machine, by regulating soldering shapes by an auto-soldering machine after a semiconductor integrated circuit is attached, by passing ultraviolet rays through the hardening hold in an ultraviolet hardening machine and attaching and fixing a semiconductor integrated circuit on the copper-clad side of the PCB, so that the improvement of the productivity can be achieved by clearing up mounting twist, cooling solder, soldering short, and coming off phenomena of the attached semiconductor integrated circuit and making auto-mounting and auto-soldering of the semiconductor integrated circuit possible.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

- 1 -

## LOCAL HARDENING METHOD OF A SEMICONDUCTOR INTEGRATED CIRCUIT

## Technical Field

This invention relates to a local mounting and hardening method of a semiconductor, for a example to mount and harden a Quad Flat Package integrated circuit locally by using a hole formed in PCB(Printed Circuit Board). More particularly, it relates to a local hardening method of a semiconductor integrated circuit in which a conventional manual soldering method is converted to an automatic soldering method by making local mount of a semiconductor integrated circuit on a PCB assembly frame possible.

## Background Art

According to a conventional method, as shown in FIG.1A to FIG.1D, in SMT(System Multi Tester) mounting process, an mounting-impossible point of an integrated circuit 10 is manually put on PCB, a lead and PCB solder land 15 are united and fixed by pressing the integrated circuit by hands, and every lead 20 is manually soldered in every direction by a soldering iron.

The conventional soldering method is described more concretely with reference to FIGS. 1A-1D.

As shown in FIG.1A, a semiconductor integrated circuit is attached on a PCB wafer after fitting it in its mounting direction, and the locations of a lead 20 and a solder land 15 are

- 2 -

manually adjusted and set up. As shown in FIG.1B, the upper circuit 10 is lightly pressed and held by left fingers. The lead 20 of the circuit 10 is coated with flux with a brush. Generally, said flux is coated in the directions of A side and B side (lengthwise and widthwise). When said process is finished, as shown in FIG.1C, an iron 30 covered with a small amount of solder moves following the arrow and solder the part A of FIG.1B. It also moves to parts B, C, and D to solder them in the same method.

When the solder is finished, cooling and contact of the solder are inspected by a microscope 33. If contacted, the soldering iron 30 is moved to the lead 20 direction, as it were, to the outside direction (E direction of FIG.1D) and removed.

The above-mentioned conventional manual mounting and soldering method has disadvantages to need much time and a worker's long time attention in order to prevent mounting twist to be generated by the reason that the semiconductor integrated circuit fails to land precisely on the PCB in the range of 0.3mm to 0.4mm. Cooling solder and soldering short phenomenon is also much generated, the long time for inspection is required, and degradation of the quality is happened.

#### Disclosure of Invention

This invention has purposes to prevent mounting twist, cooling solder, soldering short, and coming off of a semiconductor integrated circuit and to provide a local hardening method of a semiconductor integrated circuit which makes automatic soldering possible and improves quality and reliability of goods by making a

- 3 -

0.8mm x 3.0mm's cross-shaped hole on a semiconductor integrated circuit to safely attach to the PCB wafer, coating the hole with bond automatically, mounting the semiconductor integrated circuit by coordinates automatically, and hardening locally by ultraviolet rays through the cross-shaped hole.

To achieve said purposes, a local hardening method of a semiconductor integrated circuit of this invention has characteristics to be comprised of the steps of forming a hardening hole on a semiconductor integrated circuit at its attachment place with the PCB wafer for auto-inserting, detecting whether any defect exists in the auto-inserted parts of PCB box in APTs(Auto Program Testers), reversing PCB in a PCB reverser so as to show an upper copper-clad side of the PCB, coating a designated hole point of the reversed PCB with bond in a local bonding machine, mounting precisely the semiconductor integrated circuit on a designated point by coordinates in a semiconductor local mounting machine, and regulating soldering shapes by an auto-soldering machine after a semiconductor integrated circuit is attached, by passing ultraviolet rays through the hardening hole in an ultraviolet hardening machine and attaching and fixing a semiconductor integrated circuit on the copper-clad side of the PCB.

### Brief Description of Drawings

FIG.1A to FIG.1D are schematic diagrams to show mounting and soldering process of a conventional semiconductor integrated circuit.

- 4 -

FIG.2A and FIG.2B are diagrams to show hardening holes of a semiconductor integrated circuit according to this invention.

FIG.3 to FIG.3C are schematical diagrams to show a local hardening method of a semiconductor integrated circuit according to this invention.

### Best Mode for Carrying Out the Invention

A preferred embodiment of a local hardening method of a semiconductor integrated circuit in accordance with this invention is explained in detail with appended diagrams hereinafter.

FIG.3A to FIG.3C are block diagrams to briefly show a local hardening method of a semiconductor integrated circuit according to this invention. First of all, a hardening hole 50 in the shape of "+", as shown in FIG.2A and FIG.2B, is formed on a semiconductor integrated circuit at its attachment place with a PCB, and auto-inserting is carried out. Though the cross shape ("+") is desirable for the hardening hole, such polygonal shapes like a circle, square, and triangle are also possible if necessary. The number of hardening holes is at least one. Though five hardening holes in the shape of "+" may be set up in the various directions in FIG. 2A and FIG. 2B, it is desirable to set them up in mainly diagonal direction. Preferably, interval of the hole shown in FIG. 2A is to be under 20mm and hole size is 0.7mm x 1.5mm to 1.0mm x 5.0mm.

After detecting any existence of defect in the auto-inserted parts of auto-inserted PCB box in the APT(Auto Program Tester), if any defect is not exist, the PCB wafer 1 is

- 5 -

reverted by the PCB reverser to show a copper-clad side, the upper side thereof. Reference symbol M/C indicates a machine in the drawings and reference symbol 100 represents each accessory part.

5 The points 60 of designated hardening hole of the reversed PCB wafer 1 are coated with bond in a semiconductor local bonding machine. A surrounding pattern of the hardening hole on the PCB is set up and can be removed, so coming off phenomenon of the attached semiconductor integrated circuit can be prevented while mounting the semiconductor.

10 In a semiconductor local mounting machine, mounting is performed by coordinates to precisely mount a semiconductor integrated circuit on the designated point. After the semiconductor integrated circuit is mounted, ultraviolet rays are passed to the arrow direction through the hardening hole 50 in the  
15 ultraviolet-ray hardening machine and a semiconductor integrated circuit 70 is attached and fixed on the copper-clad side 40 of the PCB, and then soldering shape is regulated the auto soldering machine and finished. Unexplained reference symbol 80 is soldering bath.

20 According to the invention, the semiconductor can be attached to the PCB by less workers, reducing the regradation in the quality and achieve the improvement of the productivity by clearing up mounting twist, cooling solder, soldering short, and coming off phenomena of the attached semiconductor integrated  
25 circuit and making auto-mounting and auto-soldering of the semiconductor integrated circuit possible.

While the present invention has been particularly shown and described with reference to a particular embodiment thereof,

- 6 -

it will be understood by those skilled in the art that various changes in form and details may be effected therein without departing from the spirit and scope of the invention as defined by the appended claims.



- 7 -

## CLAIMS

1. A local hardening method of a semiconductor integrated circuit, comprising the steps of

forming a hardening hole on a semiconductor integrated circuit at its attachment place with the PCB wafer for  
5 auto-inserting,

detecting whether any defect exists in the auto-inserted parts of PCB box in APTs(Auto Program Testers),

reversing PCB in a PCB reverser so as to show an upper copper-clad side of the PCB,

10 coating a designated hole point of the reversed PCB with bond in a local bonding machine,

mounting precisely the semiconductor integrated circuit on a designated point by coordinates in a semiconductor local mounting machine, and

15 regulating soldering shapes by an auto-soldering machine after a semiconductor integrated circuit is attached, by passing ultraviolet rays through the hardening hole in an ultraviolet hardening machine and attaching and fixing a semiconductor integrated circuit on the copper-clad side of the PCB.

20 2. The method according to claim 1, wherein said hardening hole is formed in the shape of a circle.

3. The method according to claim 1, wherein said hardening hole is formed in the shape of a triangle. 0.

4. The method according to claim 1, wherein said

- 8 -

hardening hole is formed in the shape of a square.

5. The method according to claim 1, said hardening hole is formed in the shape of a polygon.

6. The method according to claim 1, said hardening hole  
5 number is one.

7. The method according to claim 1, wherein said hardening hole number is two to five.

8. The method according to claim 1, wherein said hardening holes formed in the pitch under 20mm.

10 9. The method according to claim 1, wherein a surrounding pattern around said PCB holes are removable to prevent coming off phenomenon of the attached semiconductor integrated circuit while mounting the semiconductor integrated circuit.

10. The method according to claim 1, wherein said  
15 hardening holes are formed in the size of 0.7mm x 1.5mm to 1.0mm x 5.0mm.

FIG. 1  
PRIOR ART

FIG. 1A




FIG. 1B




FIG. 1C





FIG. 1D



2/5

FIG.2A




FIG.2B




FIG.3A




FIG.3B





FIG. 3C



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR 94/00127

## A. CLASSIFICATION OF SUBJECT MATTER

IPC<sup>6</sup>: H 05 K 3/30, C 09 J 5/00

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC<sup>6</sup>: H 05 K 3/30, C 09 J 5/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP, A, 0 378 233 (MATSUSHITA ELECTRIC INDUSTRIAL) 18 July 1990 (18.07.90), claims 1,5.	1
A	EP, A, 0 330 909 (ESPE STIFTUNG) 06 September 1989 (06.09.89), abstract.	1
A	EP, A, 0 218 832 (SIEMENS AKTIENGESELLSCHAFT) 22 April 1987 (22.04.87), abstract, fig. 2.	1
A	EP, A, 0 016 984 (MATSUSHITA ELECTRIC INDUSTRIAL) 15 October 1980 (15.10.80), abstract, fig. 6.	1

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

## \* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

12 January 1995 (12.01.95)

Date of mailing of the international search report

31 January 1995 (31.01.95)

Name and mailing address of the ISA/ AT  
AUSTRIAN PATENT OFFICE  
Kohlmarkt 8-10  
A-1014 Vienna  
Facsimile No. 1/53424/535

Authorized officer

Lux e.h.

Telephone No. 1/533058/731



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR 94/00127

Im Recherchenbericht angeführtes Patentedokument Patent document cited in search report Document de brevet cité dans le rapport de recherche		Datum der Veröffentlichung Publication date Date de publication	Mitglied(er) der Patentfamilie Patent family member(s) Membre(s) de la famille de brevets	Datum der Veröffentlichung Publication date Date de publication	
EP A2	378233	18-07-90	EP A3	378233	16-10-91
			EP B1	378233	28-12-94
			JP A2	2187098	23-07-90
			KR B1	9305519	22-06-93
			JP A2	2187097	23-07-90
			JP A2	2187483	23-07-90
			JP A2	2187096	23-07-90
EP A2	330909	06-09-89	AT E	116512	15-01-95
			DE C1	3806738	07-09-89
			EP A3	330909	29-05-91
			EP B1	330909	28-12-94
			JP A2	2014596	18-01-90
			US A	4916805	17-04-90
EP A1	218832	22-04-87	DE C0	3675734	03-01-91
			EP B1	218832	22-11-90
			JP A2	62081719	15-04-87
			US A	4864471	05-09-89
EP A1	16984	15-10-80	CA A1	1129184	10-08-82
			DE C0	3068338	02-08-84
			EP B1	16984	27-06-84
			JP A2	55127098	01-10-80
			US A	4312692	26-01-82